16 15

14. The transistor of claim 13, wherein the second channel supply layer includes both the lower pair of sidewalls and the upper pair of sidewalls.
15. The transistor of claim 1, wherein the depletion layer is separated from at least one of the source and drain 5

electrodes.

* * * * *